Agent skill · mindrally

systemverilog

SystemVerilog development guidelines for FPGA and ASIC design covering modular design, verification, and timing optimization.

Reference it in any coding agent with:

@skills mindrally/systemverilog

Browse the @skills marketplace